

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/707,844	11/08/2000	Hidetoshi Ishida	0819-448	9493	
22204 75	90 09/25/2006		EXAMINER		
NIXON PEAR	•		FARAHANI, DANA		
401 9TH STRE SUITE 900	ET, NW		ART UNIT	PAPER NUMBER	
WASHINGTO	N, DC 20004-2128		2891 DATE MAILED: 09/25/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)						
	Application No.	Applicant(s)						
	09/707,844	ISHIDA ET AL.						
Office Action Summary	Examiner	Art Unit						
	Dana Farahani	2891						
The MAILING DATE of this communica Period for Reply	tion appears on the cover sheet wit	h the correspondence address						
A SHORTENED STATUTORY PERIOD FOR WHICHEVER IS LONGER, FROM THE MAII - Extensions of time may be available under the provisions of 3 after SIX (6) MONTHS from the mailing date of this communic. If NO period for reply is specified above, the maximum statute. Failure to reply within the set or extended period for reply will, Any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	LING DATE OF THIS COMMUNIC of CFR 1.136(a). In no event, however, may a re- cation. ory period will apply and will expire SIX (6) MONT by statute, cause the application to become ABA	CATION. The ply be timely filed THS from the mailing date of this communication ANDONED (35 U.S.C. § 133).						
Status								
1) Responsive to communication(s) filed of	on <u>05 July 2006</u> .							
2a) This action is FINAL . 2b)	This action is FINAL. 2b) This action is non-final.							
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed in accordance with the practice	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
4) Claim(s) 11-18 is/are pending in the ap	oplication.							
4a) Of the above claim(s) is/are								
5) Claim(s) is/are allowed.								
6)⊠ Claim(s) <u>11-18</u> is/are rejected.								
7) Claim(s) is/are objected to.								
8) Claim(s) are subject to restrictio	n and/or election requirement.							
Application Papers								
9) The specification is objected to by the E	Examiner.							
10)⊠ The drawing(s) filed on <u>06 May 2005</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by	y the Examiner. Note the attached	Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119								
12) Acknowledgment is made of a claim for a) All b) Some * c) None of:	foreign priority under 35 U.S.C. §	119(a)-(d) or (f).						
1. Certified copies of the priority do	cuments have been received.							
2. Certified copies of the priority do		oplication No						
3. Copies of the certified copies of								
application from the Internationa	l Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action f	or a list of the certified copies not i	received.						
Attachment(s)	_							
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-	· —	ummary (PTO-413))/Mail Date						
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date:		formal Patent Application						

Application/Control Number: 09/707,844

Art Unit: 2891

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 11-14, 17 and 18 are rejected under 35 U.S.C. 102(b) as being anticipated by Inoue (US Patent 5,151,770), previously cited.

Regarding claims 11, 14, 17 and 18, Inoue discloses in figure 1, a semiconductor device comprising:

A plurality of semiconductor elements, 24 and 26, formed on a semiconductor substrate 21, 27; and

A plurality of through holes, which are provided between two adjacent ones of the plurality of semiconductor elements and pass from a surface through the backside of the semiconductor substrate, which is GaAs (see figure 5, and col. 9, lines 29-32); and

a distance between two adjacent ones of the plurality of through holes (which is 100 microns. See col. 6, line 13) is smaller than a thickness of the semiconductor substrate (which is 500 mu plus the thickness of 21).

Regarding claim 12, the through holes are covered with a conductive material (see col. 8, lines 1-5).

Application/Control Number: 09/707,844

Art Unit: 2891

Regarding claim 13, the conductive material is electrically connected to a ground wiring layer 52 (figs. 4 and 5) provided on the surface of the backside of the substrate (see col. 8, lines 1-5).

Page 3

3. Claims 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue as applied to claims 11-14 above, and further in view of Nakamura et al., hereinafter Nakamura (US Patent 6,229,209), previously cited.

Inoue discloses the limitations in the claims, as discussed above, except for a second group of through holes which are provided in electrodes of the plurality of semiconductor elements, pass from a surface through the backside of the substrate, and whose faces are covered with conductive material.

Nakamura discloses in figure 1, a second group of through holes 23 which are provided in electrodes of the semiconductor element 3, pass from a surface through the backside of the substrate 20, and whose faces are covered with conductive material 24 (see col. 6, lines 4-19). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to make connection to the semiconductor devices of the Inoue in the fashion of the Nakamura reference (which would lead to their connection to the backside ground wiring 52), commonly known as flip chip structure, in order to make contacts to the semiconductor components of the Inoue, and provide a ground voltage reference for those devices. Flip chip configurations and their advantages, such as occupying less space and making secure contacts are well known in the art.

Response to Arguments

4. Applicant's arguments with respect to the previously rejected claims have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

5. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dana Farahani whose telephone number is (571)272-1706. The examiner can normally be reached on M-F 9:00AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bill Baumeister can be reached on (571)272-1722. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/707,844 Page 5

Art Unit: 2891

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DF

B. WILLIAM BAUMEISTER SUPERVISORY PATENT EXAMINER